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Abstract—A high percentage of analogue integrated circuit
designs use voltage domain signal processing techniques. Given
the fact that integrated circuit current conveyors are high
bandwidth current processing devices, often with superior RF
performance compared to comparable voltage domain devices,
it is surprising that the number of current mode integrated
circuits available, as standard of-the-shelf industrial items, is
so small. This paper introduces equation-deﬁned device and
Verilog-A synthesis approaches to the macromodelling of current
conveyor integrated circuits. To illustrate the proposed modelling
techniques the properties of a number of modular behavioural
level current conveyor macromodel cells are described and their
performance compared. The material presented is intended for
analogue device modellers and circuit designers who wish to
simulate large signal current domain integrated circuit designs. It
also demonstrates how synthesized Verilog-A modules can be de-
rived from equation-deﬁned device and conventional subcircuits
to form functional, computationally efﬁcient current conveyor
macromodels. To illustrate the application of behavioural current
conveyor macromodels the design of a six cell CCII+ instrumen-
tation ampliﬁer is introduced and its performance discussed.
Index Terms—Qucs, current conveyors, compact semiconduc-
tor device modelling, equation-deﬁned devices, macromodels,
Verilog-A module synthesis.
I. INTRODUCTION
BEHAVIOURAL modelling of integrated circuits withmacromodels has evolved into an established modelling
technique [1], particularly after Boyle et al. [2] published
a computationally efﬁcient operational ampliﬁer macromodel
that included a mixture of ﬁrst and second order device charc-
teristics. A macromodel in this context implies a collection of
linear and non-linear simulation component models, combined
as a subcircuit, where the simulated electrical signals at the
subcircuit input-output pins appear to be similar to those
generated by a physical device. Adding Qucs equation-deﬁned
device (EDD) technology [3,4] to behavioural macromodelling
introduces a powerful algebraic capability for specifying the
non-linear properties of semiconductor devices and integrated
circuits. This approach has become more ﬁrmly entrenched
with the adoption of the Verilog-A hardware description lan-
guage for compact semiconductor device modelling [5][16].
Although Verilog-A device modelling is well established for
compact semiconductor device model construction, its use
for conventional circuit macromodelling is often assumed
or implied by the nature of the hardware description lan-
guage. This paper proposes a structured route for behavioural
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compact macromodelling from original speciﬁcation through
preliminary model design, with equation-deﬁned deﬁned de-
vice technology, to a ﬁnal optimized Verilog-A module, via
model synthesis. To demonstrate the proposed macromodelling
procedure the properties and relationships between current
conveyor macromodels, at different levels of circuit abstraction
and signal levels, are described. A number of Qucs [6] and
Qucs-S [17] simulation test-bench circuits, plus typical simu-
lation data are also included, and their performance compared.
Fig. 1. Speciﬁcation for a second generation current conveyor macromodel:
(a) Qucs schematic symbol, (b) port current/voltage relationships in matrix
form, (c) a ﬁrst level ideal macromodel.
II. CURRENT CONVEYOR PRINCIPLES
The ﬁrst generation current conveyor (CCI) was introduced
by Sedra and Smith in 1968 [7] as a three port circuit building
block for analogue signal processing. In 1970 the same authors
[8] reported an improved second generation device (CCII)
which overcame a number of limitations inherent in the
original device speciﬁcation. Today the CCII current conveyor
is an RF mode device which ﬁnds application in wideband
ampliﬁcation, ﬁltering and other signal processing functions
[9,10]. An additional source of reference for current conveyor
principles and RF applications can be found in the IEE
publication edited by Toumazou, Lidgy and Haigh [15]. A
schematic symbol for a CCII is shown in Fig. 1 (a). The ideal
current/voltage relationships at the device ports are IY = 0
(high input impedance at Y terminal → ∞), V X = V Y (low
input impedance at X terminal → 0) and IZ = ± IX (high
output impedance at Z terminal → ∞). These relationships
can be expressed in the matrix form given in Fig. 1 (b), where
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the ± sign in equation IZ = ±IX signiﬁes the direction of
IZ current ﬂow in comparison to current IX: called CCII+
when IZ = IX and CCII− when IZ = −IX . Fig. 1 (c)
introduces a level one macromodel of a CCII device, where
the electrical properties of the input and output ports are set by
linear voltage controlled current source SRC2, which functions
as a voltage follower, and by current controlled current source
SRC1, which acts as a current follower. The level one CCII
macromodel represents an ideal device that has an inﬁnite
signal frequency bandwidth, see the current mode ampliﬁer
shown in Fig. 2.
Fig. 2. A current conveyor current ampliﬁer: gain = IZ/Iin = R2/R1.
III. QUCS EDD MACROMODELS AT DIFFERENT LEVELS
OF CIRCUIT ABSTRACTION
For integrated circuit macromodels to be useful design
aids they must be stable and function without convergence
problems in all circuit simulation domains, including the
steady state AC large signal, Harmonic Balance and transient
shooting method domains. They should also be deﬁned at
different levels of circuit abstraction from ideal to non-linear,
allowing choice of macromodel to meet the requirements
of a given circuit simulation. A signiﬁcant improvement in
macromodel simulation run-time performance can sometimes
result with circuit simulators which include Verilog-A syn-
thesisers/compilers that generate C++ code level models built
with Verilog-A modules [11,12] embedded in subcircuits.
In this paper ﬁve macromodel circuit abstraction levels are
proposed, four at circuit schematic level, ideal to non-linear,
and one at Verilog-A module level, see Table I. Examples of
the large signal performance of the non-linear level current
conveyor macromodel are reported in sections IV and V.
These present transient and Harmonic Balance data obtained
from Ngspice [18] large signal FFT simulation and Xyce [19]
Harmonic balance simulation.
TABLE I
MACROMODEL LEVELS OF CIRCUIT ABSTRACTION.
Level Model Abstraction Properties
1 Ideal Fundamental current transfer
characteristic
2 Linear DC Level 1 plus input and output
resistance and gain parameters
3 Small signal AC Level 2 plus internal capacitance
4 Large signal Level 3 plus nonlinear device
non-linear parameters, including offset
current and saturation effects
5 Verilog-A Verilog-A module representation
of macromodels levels 1 to 4
A. Level 2 Current Conveyor Macromodel
The simple level one macromodel shown in Fig. 1 (c)
assumes that the properties of a current conveyor are ideal
with controlled sources that have matched unity gain transfer
functions, the X port input resistance is zero and that the
Y and Z ports have inﬁnite input and output resistance,
respectively. In reality a real current conveyor has properties
which are far from ideal. Fig. 3 introduces the macromodel
for the next level of circuit extraction. This adds port resistors
RX , RY and RZ and the gain parameters P1 and P2.
The latter two determine how close the voltage and current
follower transfer functions are to unity. Component RX and
the current I2 ﬂowing through EDD − D2 sense current
IX = (V (nX)− V (n1))/RX , from which conveyor current
IZ is calculated as IZ = P2∗V 1/(1e−6+RX), where V 1
is voltage drop across EDD −D1 branch one. The graph of
gain against frequency illustrated in Fig. 3 is for data obtained
with the simulation test bench shown in Fig. 2 and R1 = 10Ω
to compensate for port IX internal resistance of 50Ω.
Fig. 3. Level 2 current conveyor macromodel: RX = 50Ω, RY = 10MΩ,
RZ = 3MΩ, P1 = 1.12 and P2 = 0.927.
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B. Level 3 Current Conveyor Macromodel
The level one and level two CCII macromodels have an
inﬁnite frequency bandwidth. This, of course, is not true for
a real current conveyor integrated circuit. In reality all three
device ports have a ﬁnite capacitance connected to ground
which causes the current gain frequency response to decrease
at high frequencies. A level three CCII+ macromodel is shown
in Fig. 4. With the port capacitors set to 4.5 pF, small signal
AC simulation indicates that the current ampliﬁer has two
poles between 50 MHz and 800 MHz resulting in 40 dB
per decade roll-off in the gain response at frequencies above
1 GHz. Frequency domain analysis of the level three CCII+
macromodel yields the following transfer function equations
V (n1) =
R2 ·RY · P1 · Iin
(R2 +RY ) · [1 + j · ωωyp ]
(1)
IX =
[1 + j · ωωxz ] · V (n1)
(R1 +RX) · [1 + j · ωωxp ]
(2)
IZ =
P2 · IX
[1 + j ωωzp ]
(3)
where V (n1) is the voltage at node n1, see Fig. 4, and
ωyp =
(R2 +Ry)
CY ·R2 ·RY (4)
ωxz =
1
CX ·R1 (5)
ωxp =
(R1 +RX)
CX ·R1 ·RX (6)
ωzp =
(RZ +RL)
CZ ·RZ ·RL (7)
With R1 = 10 Ω and RX = 50 Ω, ωxz ≈ ωxp indicating that
pole-zero cancellation takes place in the expression for IX ,
yielding
IX
Iin
=
P1·P2·R2·RY
(R1+RX)·(R2+RY )·[1+j · ωωyp ]·[1+j · ωωzp ]
(8)
where fyp = ωyp/(2·π) = 707.36 MHz and fzp = ωzp/(2·π)
= 58.94 MHz for the CCII+ parameter values listed in the
caption to Fig. 4 and RL = 50Ω.
Qucs-0.0.19-S/Ngspice .PZ pole-zero analysis conﬁrms the
three pole and the single zero frequencies, see Table II.
Fig. 4. Level 3 current conveyor macromodel: RX = 50Ω, RY = 10MΩ,
RZ = 3MΩ, P1 = 1.12 and P2 = 0.927, CX = CY = CZ = 4.5pF.
TABLE II
LEVEL THREE CCII MACROMODEL POLE-ZERO FREQUENCIES.
Pole number ωp (radians) fp (Hz)
1 -2.67e10 -4.25e9
2 -4.44e9 -707.66e6
3 -3.70e8 -58.89e6
Zero number ωz (radians) fz (Hz)
1 -2.22e10 -3.53e9
C. Level 4 Current Conveyor Macromodel
Level four current conveyor macromodels are applicable
where non-linear circuit properties have a critical effect on
simulation accuracy. One extension to the level three CCII+
macromodel, which is necessary to simulate large signal
performance correctly, is a circuit extension that handles
CCII+ operation at signal levels approaching, and above or
below, DC supply voltages. An example of a level four CCII+
macromodel is shown in Fig. 5 where the voltage follower
output voltage V (n1) is modelled by a tanh limiter function
given by
V (n1) = P1·V (Y )·(1.0−tanh(abs(V (Y )/(Scale·VMAX)) (9)
where −VMAX and +VMAX represent the CCII+ negative
and positive DC supply voltages, and Scale is a scaling factor
which determines the degree of limiting at voltages greater
than +VMAX or less than −VMAX .
A suitable value for parameter Scale can be found by
simulating the performance of a unity gain CCII+ current
ampliﬁer with VMAX kept constant and Scale scanned over
ﬁnite range, see Fig. 6. When parameter Scale is set to a large
value, for example ≥ 10, the level four CCII+ macromodel
reverts to the level three macromodel.With Scale = 2.7 the
CCII+ current ampliﬁer peak output current IZ and peak
output voltage V (Z) are effectively clamped to 20mA and
10V respectively, see Fig. 7.
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Fig. 5. Level 4 current conveyor macromodel: DC power supply voltage
VMAX = 10V and scale factor Scale = 2.5.
Fig. 6. Level 5 unity gain current ampliﬁer: DC power supply voltage
VMAX = 10V and 2.5 >= Scale <= 3.5.
Fig. 7. Transient simulation of a unity gain CCII+ current ampliﬁer: test
circuit and plotted current and voltage data; left side scale solid line and right
side scale dotted line.
D. Level 5 Current Conveyor Macromodel
In many design projects conventional macromodels are
more than adequate for simulating circuit performance. How-
ever, as the size of a macromodel circuit increases, or if its
circuit is very non-linear, simulation may require signiﬁcant
amounts of computing time. Replacement of complex circuit
level macromodels by low level C or C++ code models
synthesized from the Verilog-A hardware description language
can sometimes reduce circuit simulation time, signiﬁcantly.
However, this statement is not meant to imply that macromodel
levels one to four are redundant but rather that they are simply
stages in a structured process for generating computation-
ally efﬁcient Verilog-A macromodels. Recent developments
in Qucs compact device modelling capabilities have shown
that Verlog-A modules can be synthesized automatically from
circuit schematics [13,14], yielding a direct link between the
level one to level four CCII macromodels and compiled C++
macromodels. The Qucs Verilog-A model synthesiser allows
macromodels or compact device models to be constructed
from the Qucs and SPICE components listed in Table III.
These are a mixture of linear passive components R, C and
L, controlled sources VCCS, CCCS, VCVS and CCVS, non-
linear components EDD and B, an algebraic equation block
EQN and subroutine features PIN, SUB and SPARAM. The
synthesized Verilog-A module code for a level ﬁve CCII+
macromodel is listed in Fig. 8. The Qucs Verilog-A synthesizer
automatically adds white noise current to each macromodel
resistor. However, to simulate CCII+ noise correctly additional
noise contributions must be added to the macromodel voltage
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and current followers. This can be done using Qucs INOISE
generators with their shot and ﬂicker noise outputs set at
appropriate values.
TABLE III
BUILT-IN QUCS/SPICE COMPONENTS FOR CONSTRUCTING VERILOG-A
SYNTHESIZED MACROMODELS AND DEVICE MODELS.
Component Type Qucs SPICE
code
R Resistor (linear) X
C Capacitor (linear) X
L Inductor (linear) X
VCCS Voltage controlled voltage source X
CCCS Current controlled current source X
VCVS Voltage controlled voltage source X
CCVS Current controlled voltage source X
EDD Equation-Deﬁned Device X
B B type current source X
EQN Equation block X
INOISE Current noise source X
PIN Subcircuit pin X
SUB Subcircuit X
SPARAM Subcircuit parameter X
Fig. 8. Qucs Verilog-A module code for a level 5 macromodel synthesized
from the level 4 CCII+ macromodel given in Fig. 5: for clarity long Verilog-
A statements have been spread over two consecutive lines.
IV. A COMPARISON OF CURRENT CONVEYOR
BEHAVIOURAL AND SYNTHESIZED CCII+ MACROMODELS
IN THE LARGE SIGNAL AC DOMAIN
Illustrated in Fig. 9 are two wideband CCII+ instrumentation
ampliﬁers connected to simulate differential and common
mode output voltage signals generated from a resistive signal
source. The instrumentation ampliﬁers are constructed using
six level four CCII+ current conveyor macromodes of the type
shown in Fig. 5. The instrumentation ampliﬁer gain is given by
R1/R2 and is set to unity in Fig. 9. The differential gain and
common mode gain graphs drawn in Fig. 9 are typical for an
instrumentation ampliﬁer where the common mode rejection
ratio (CMRR) has a high dB value at low frequencies then
reduces at 20dB per decade till a corner frequency is reached
where a pole in the CMRR frequency response causes the low
frequency zero in the common mode gain to be canceled out.
Fig. 9. High bandwidth instrumentation ampliﬁer: Differential and common
mode test circuits and typical CMMR simulation data.
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A series of simple timing tests suggest the relative performance
ﬁgures for the instrumentation ampliﬁer circuit are Qucs
Verilog-A = 1, Qucs-S/Ngspice = 3 and Qucs qucsator = 8,
which suggest that a signiﬁcant improvement of around eight
times, in simulation time, can be gained by synthesizing
level ﬁve Verilog-A macromodels from level four, or simpler,
macromodels.
V. A STUDY OF CCII+ CURRENT CONVEYOR
MACROMODEL LARGE SIGNAL DISTORTION
SPICE 3f5 and a majority of the popular GPL versions of
SPICE do not include speciﬁc RF and microwave simulation
capabilities. Newer SPICE packages based on GPL simulators
have often been extended for high frequency circuit and
system simulation through the addition of single and multi-
input signal Harmonic Balance (HB) analysis of linear and
non-linear circuits. The Qucs-S package makes use of the
Harmonic Balance simulation features distributed with the
Xyce circuit simulator. These HB routines are amongst the
most stable available in any of the currently published GPL
packages. When coupled with the Xyce .STEP extension it
becomes possible to vary input current signals over a range
equivalent to small signals to large signals. In Fig. 10 this is
done by changing resistor R3 from roughly 100KΩ down to
10kΩ (roughly 4mA to 40mA). Comparing the output current
simulation data illustrated in Fig. 10 with the equivalent values
derived from the non-linear current transfer characteristic
shown in Fig. 6 suggests that their is good correlation between
the output data in the large signal non-linear DC and AC
domains.
VI. CONCLUSIONS
By combining conventional component simulation models
with Qucs Equation-Deﬁned Devices and SPICE B type
current sources to form a macromodel, at a stage prior to
conversion to a Verilog-A module, it is possible to deﬁne
a series of ﬁve distinct macromodelling levels, increasing
modelling ﬂexibility and opening new possibilities in inte-
grated circuit macromodelling. In this paper the concept of
model level has been employed to demonstrate integrated
circuit macromodel development from simple linear models
to complex non-linear models. The conventional macromodel
level concept has been extended to introduce an additional
model level which adds compact Verilog-A modules at the
highest level of the modelling hierarchy. This ﬁfth model level
is intended for use with circuit simulators that have Verilog-
A compiler capabilities for generating C++ model code from
Verilog-A modules, generated, by hand or automatic synthesis,
from model schematics or indeed, netlists. To demonstrate the
use of macromodels the paper introduces, and discusses, the
capabilities of a set of ﬁve different macromodel cells suitable
for simulating RF wideband current conveyor integrated cir-
cuits in all simulation domains. A series of CCII+ macromodel
circuit test benches are outlined and their relative performance
described. The results from these test cases indicate that the
proposed macromodel level ﬁve Verilog-A module reduces
circuit simulation times by a measurable amount which could
be signiﬁcant in the simulation of large non-linear RF current
mode integrated circuits.
Fig. 10. Test bench for Harmonic Balance simulation of a unity gain level
four CCII+ current ampliﬁer and a set of typical simulation data for a single
large signal 1MHz sinusoidal input sign swept over the range 4mA peak up
to roughly 40mA peak.
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